Posts

Showing posts with the label Stage

Four Stage FM Transmitter Circuit Diagram

Image
This FM transmitter circuit uses four radio frequency stages: a VHF oscillator built around transistor BF494 (T1), a preamplifier built around transistor BF200 (T2), a driver built around transistor 2N2219 (T3) and a power amplifier built around transistor 2N3866 (T4). A condenser microphone is connected at the input of the oscillator. Working of the circuit is simple. When you speak near the microphone, frequency-modulated signals are obtained at the collector of oscillator transistor T1. The FM signals are amplified by the VHF preamplifier and the pre-driver stage. You can also use transistor 2N5109 in place of 2N2219. The preamplifier is a tuned class-A RF amplifier and the driver is a class-C amplifier. Signals are finally fed to the class-C RF power amplifier, which delivers RF power to a 50-ohm horizontal dipole or ground plane antenna. Use a heat-sink with transistor 2N3866 for heat dissipation. Carefully adjust trimmer VC1 connected across L1 to generate frequency within 88-108...

Build 16 Stage Bi Directional LED Sequencer

Image
The bi-directional sequencer uses a 4 bit binary up/down counter (CD4516) and two "1 of 8 line decoders" (74HC138 or 74HCT138) to generate the popular "Night Rider" display. A Schmitt Trigger oscillator provides the clock signal for the counter and the rate can be adjusted with the 500K pot. Two additional Schmitt Trigger inverters are used as a SET/RESET latch to control the counting direction (up or down). Be sure to use the 74HC14 and not the 74HCT14, the 74HCT14 may not work due to the low TTL input trigger level. When the highest count is reached (1111) the low output at pin 7 sets the latch so that the UP/DOWN input to the counter goes low and causes the counter to begin decrementing.  When the lowest count is reached (0000) the latch is reset (high) so that the counter will begin incrementing on the next rising clock edge. The three lowest counter bits (Q0, Q1, Q2) are connected to both decoders in parallel and the highest bit Q3 is used to select the appropr...